


- Bidirectional Bus Transceivers/Registers in the New JT and NT 24-pin 300-mil Packages
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting

SN54LS'...JT PACKAGE
SN74LS'...JT OR NT PACKAGE
(TOP VIEW)




description

These devices consist of bus transceiver circuits with 3 state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control \bar{G} and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control \bar{G} is active (low). In the isolation mode (control \bar{G} high), A data may be stored in the B register and/or B data may be stored in the A register.

When an output function is disabled, the input function is still enabled, and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS646, 'LS647, 'LS648, or 'LS649.



Copyright © 1981 by Texas Instruments Incorporated

TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

TYPES 9





FUNCTION TABLE

INPUTS						DATA I/O*		OPERATION OR FUNCTION	
\overline{G}	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS646, 'LS647	'LS648, 'LS649
H	X	H or L	H or L	X	X	Input	Input	Isolation	Isolation
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus	Real Time \overline{B} Data to A Bus
L	L	X	X	X	H	Output	Input	Stored B Data to A Bus	Stored \overline{B} Data to A Bus
L	H	X	X	L	X	Input	Output	Real Time A Data to B Bus	Real Time \overline{A} Data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A Data to B Bus	Stored \overline{A} Data to B Bus



H = high level L = low level X = irrelevant ↑ = low-to-high-level transition

*The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

logic symbols




functional block diagram




TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

functional block diagram (positive logic)


schematics of inputs and outputs



EQUIVALENT OF DIRECTION INPUTS




EQUIVALENT OF ALL OTHER INPUTS




A and B: $R_{eq} = 15 \text{ k}\Omega \text{ NOM}$
CAB and CBA: $R_{eq} = 10 \text{ k}\Omega \text{ NOM}$
SAB and SBA: $R_{eq} = 6 \text{ k}\Omega \text{ NOM}$

TYPICAL OF ALL 'LS646, 'LS648 OUTPUTS



TYPICAL OF ALL 'LS647, 'LS649 OUTPUTS



TEXAS INSTRUMENTS

7-665

TYPES SN54LS646, SN54LS648, SN74LS646, SN74LS648

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage (control inputs)	7 V
Off-state output voltage (A and B ports)	5.5 V
Operating free-air temperature: SN54LS646, SN54LS648	-55°C to 125°C
SN74LS646, SN74LS648	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

	SN54LS646 SN54LS648			SN74LS646 SN74LS648			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC} (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-12			-15	mA
Low-level output current, I_{OL}			12			24	mA
Width of clock pulse, t_w	20			20			ns
Setup time, t_{SU}	20			20			ns
Hold time, t_H	0			0			ns
Operating free-air temperature, T_A	-55		125	0		70	°C

NOTE 1: All voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS646 SN54LS648			SN74LS646 SN74LS648			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage			0.5			0.6		V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5			-1.5		V
	Hysteresis ($V_{IH} - V_{IL}$), A or B input	$V_{CC} = \text{MIN}$	0.1	0.4	0.2	0.4		V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}, I_{OH} = -3 \text{ mA}, V_{IL} = V_{IL \text{ max}}$	2.4	3.4		2.4	3.4		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}, I_{OL} = 12 \text{ mA}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}$	0.25	0.4		0.25	0.4		V
I_{OZH} Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}, V_O = 2.7 \text{ V}$		20			20		µA
I_{OZL} Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}$		-400			-400		µA
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		0.1			0.1		mA
	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1		mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}, V_{IH} = 2.7 \text{ V}$		20			20		µA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}, V_{IL} = 0.4 \text{ V}$		-0.4			-0.4		mA
I_{OS} Short-circuit output current¶	$V_{CC} = \text{MAX}, V_O = 0$	-40	-225		-40	-225		mA
I_{CC} Total supply current	$V_{CC} = \text{MAX}, \text{Outputs open}$		91	145		91	145	mA
	Outputs low		103	165		103	165	mA
	Outputs at Hi-Z		103	165		103	165	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$.

¶ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

OCTAL

switching characteristics

PARAMETER°	F (II)
t_{PLH}	Clock
t_{PHL}	
t_{PLH}	Bus
t_{PHL}	
t_{PLH}	Sele bus high
t_{PHL}	
t_{PLH}	Sele bus low
t_{PHL}	
t_{PZH}	Enal
t_{PZL}	
t_{PZH}	Dire
t_{PZL}	
t_{PHZ}	Enal
t_{PLZ}	
t_{PHZ}	Dire
t_{PLZ}	

t_{PLH} = propagation delay t
 t_{PHL} = propagation delay t
 t_{PZH} = output enable time t
 t_{PZL} = output enable time t
 t_{PHZ} = output disable time t
 t_{PLZ} = output disable time t

° These parameters are measured.

NOTE 2: Load circuits and v

JTS

..... 7 V
..... 7 V
..... 5.5 V
-55°C to 125°C
..... 0°C to 70°C
-65°C to 150°C

4LS646			
4LS648			UNIT
IOM	MAX		
5	5.25	V	
	-15	mA	
	24	mA	
		ns	
		ns	
		ns	
	70	°C	

erwise noted)

4LS646			
4LS648			UNIT
/P†	MAX		
		V	
	0.6	V	
	-1.5	V	
0.4		V	
3.4		V	
0.25	0.4	V	
0.35	0.5	V	
	20	μA	
	-400	μA	
	0.1	mA	
	0.1	mA	
	20	μA	
	-0.4	mA	
	-225	mA	
91	145		
103	165	mA	
103	165		

1.

TYPES SN54LS646, SN54LS648, SN74LS646, SN74LS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER ¹	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS646			'LS648			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	Clock	Bus	R _L = 667 Ω, C _L = 45 pF, See Note 2		15	25		15	25	ns
t _{PHL}					23	35		24	40	ns
t _{PLH}	Bus	Bus			12	18		12	18	ns
t _{PHL}					13	20		15	25	ns
t _{PLH}	Select, with bus input high [†]	Bus			33	50		37	55	ns
t _{PHL}					14	25		24	40	ns
t _{PLH}	Select, with bus input low [†]	Bus			26	40		26	40	ns
t _{PHL}					21	35		23	40	ns
t _{PZH}	Enable	Bus			33	55		30	50	ns
t _{PZL}					42	65		37	55	ns
t _{PZH}	Direction	Bus		28	45		23	40	ns	
t _{PZL}				39	60		30	45	ns	
t _{PHZ}	Enable	Bus	R _L = 667 Ω, C _L = 5 pF, See Note 2		23	35		28	45	ns
t _{PLZ}					22	35		22	35	ns
t _{PHZ}	Direction				20	30		24	35	ns
t _{PLZ}					19	30		19	30	ns

tPLH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

tPZH = output enable time to high level

tPZL = output enable time to low level

tPHZ = output disable time from high level

tPLZ = output disable time from low level

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown on page 3-11